Abstract - A hardware architecture for the single iteration algorithm is proposed in this paper. Single iteration algorithm enables reconstruction of the full signal when small number of signal samples is available. The algorithm is based on the threshold calculation, and allows distinguishing between signal components and noise that appears as a consequence of missing samples. The proposed system for hardware realization is divided into three parts, each part with different functionality. The system is suitable for the FPGA realization. Realization of the blocks for which there are no standard components in FPGA, is discussed as well.

Keywords-Compressive Sensing, FPGA, hardware, single iteration reconstruction algorithm, sparsity

I. INTRODUCTION

The reconstruction of missing samples has attracted great attention of the researches in the recent years [1]-[3]. Missing samples in the signal can occur by omitting samples during the acquisition process [4]. In the noisy signal cases, we can consider corrupted samples as missing ones if we are able to detect their positions [5],[6]. If the intentionally omitted samples or noisy samples are randomly distributed in the signal, then Compressive Sensing (CS) approach can be used for full signal reconstruction.

CS provides successful reconstruction using small set of available signal samples. Except random distribution of the available samples, CS requires the sparsity condition to be satisfied. It is related to the signal nature, i.e., there exists certain domain where signal has most of its coefficients equal to zero. In the other words, signal energy is concentrated within small number of coefficients in certain basis \( \Psi \). Therefore, the area of CS application is large [4]. Vector of available measurements \( \nu \) is called measurement vector, and can be formed as follows:

\[
\nu_{M\times1} = \Psi_{N\timesN} \Theta_{M\timesN} x_{N\times1},
\]

(1)

where \( x \) is a signal, \( M \) denotes number of available measurements, while \( N \) is signal length. Matrix \( \Theta \) is used to model random selections of the original signal samples. Smaller number of available samples compared to signal length in (1), causes undetermined system of equation which has to be solved in order to recover signal. Therefore, in order to obtain unique solution of the undetermined system, optimization algorithms are used [7]-[12].

Our focus in this paper will be on single iteration reconstruction (SIRA) algorithm for reconstruction of undersampled signals [12]. The algorithm calculates threshold that allows distinguishing between noisy and signal components. The threshold calculation is based on predefined probability of error and determines minimal number of samples required for the signal reconstruction, in one iteration. In real signal processing applications, the hardware implementations are required to provide real-time solutions [13]-[20]. Hardware architecture for the implementation of single iteration CS algorithm is presented in the paper. Architecture is suitable for the realization in the FPGA. Moreover, the proposed architecture can be used to improve the performance of existing hardware, [17], by including CS based modules for signal reconstruction.

The paper is structured as follows: The second section describes the single iteration algorithm. The proposed hardware block scheme is described in section III while the detailed block descriptions with figures can be found in section IV. Concluding remarks are given in the section V.

II. ALGORITHM FOR THE SIGNAL RECONSTRUCTION

The single iteration algorithm for the CS signal reconstruction and block scheme for the FPGA implementation is considered in this paper. The algorithm is based on threshold calculation and choice of initial discrete Fourier transform (DFT) components that are above defined threshold. Initial DFT is calculated based on set of available signal samples. It is shown that components above the threshold correspond to the signal components, while the components below the threshold are considered as noise. Let us summarize the algorithm steps. Assume signal in the form:

\[
x(n) = \sum_{i=1}^{K} A_i e^{j(2 \pi k_i n / N)},
\]

(2)

where \( K \) denotes number of signal components, \( N \) is signal length, \( A_i \) and \( k_i \) are amplitudes and frequencies of signal components. Assume further that some of the signal components at randomly selected positions are missing, or they are intentionally omitted. As a consequence of the
missing samples, the noise appears in the signal. It is shown that the variance of this noise can be modeled as [10]:

$$\text{var} = M \frac{N_a}{N-1} (A_1^2 + A_2^2 + \ldots + A_K^2),$$  \hspace{1cm} (3)

where \(M\) is number of missing samples, while \(N_a\) is number of available samples. This variance will be used in threshold calculation:

$$T = \frac{1}{N} \left( -\text{var}^2 \log(1 - \frac{N}{N'}) \right)^{\frac{1}{2}},$$  \hspace{1cm} (4)

The \(P\) is the probability that \((N-K)\) components that correspond to noise, are lower than the threshold. Note that in the above relation the approximation is used: \(N\)-th root instead of \((N-K)\)-th root is used, since \(K \ll N\) [10]. The samples positions in the initial DFT that are above the threshold are used for the calculation of the exact DFT signal amplitudes, while the other frequency positions are filled with zeros. Vector of initial DFT is formed using the available time-domain signal samples, i.e. using the vector of measurements. Let \(v_{\text{pos}}\) denotes measurement vector. The initial DFT vector \(V\) is then formed as:

$$V(f) = \sum_{a=1}^{N_a} v(a) e^{-j2\pi fa/N}, \; f=1,\ldots,N.$$  \hspace{1cm} (5)

Positions of the components above the threshold are obtained by using following relation:

$$\text{pos} = \arg \left\{ |V| > T \right\}.$$  \hspace{1cm} (6)

In this way, only the frequency positions of the signal components are found. To obtain the exact amplitudes of the components on the corresponding frequencies, the minimization problem has to be solved.

Let us form the CS matrix, used in an optimization problem. By subsampling DFT matrix \(A_{N\times N}\) CS DFT matrix is obtained. Sub-sampling is done by rows and by columns. Row subsampling implies selection of the rows that correspond to the \(M\) available measurements. Column subsampling selects columns that correspond to the positions of the samples above the threshold. The optimization problem to be solved is then formed as follows:

$$X = (A_{\text{CS}}^* A_{\text{CS}})^{-1} (A_{\text{CS}}^* v),$$  \hspace{1cm} (7)

where CS matrix \(A_{\text{CS}}\) is formed as \(A(P, \text{pos})\), \(A_{\text{CS}}^*\) is Hermitian transpose of the matrix \(A_{\text{CS}}\) and \(P\) denotes vector of available signal samples positions. The computational complexity of the described algorithm is \(O(NM)\) [10].

III. COMMENTS ON THE ARCHITECTURE SUITABLE FOR THE FPGA IMPLEMENTATION

In this part, the main building blocks required for the hardware implementation of the algorithm will be commented. The scheme can be divided into three parts:

**Part 1:** forming measurement vector and finding the positions above the threshold in the initial DFT vector; **Part 2:** forming the matrices used in optimization problem and **Part 3:** optimization problem solving. Part 1 requires block for the randomization and selection part of the randomly permuted signal samples, block for DFT calculation, block for the threshold calculation and comparator. Note that the full signal is fed to the random generator. In real cases, only part of the signal samples is available. Therefore, case when we have all signal samples available can be used for signal denoising, when signal is corrupted with Gaussian noise. Threshold calculation requires logarithmic and power function calculation, and will be explained in details.

Part 2 contains blocks for column and row selections of the input matrices. Also, block for the Hermite transposition of the CS matrix is used as well as circuits for matrix multiplications.

Part 3 contains register with the measurement vector values, matrix obtained as product of the CS matrix and transposed CS matrix multiplication, circuits for matrix inversion and matrix multiplication, two registers for storing intermediate result of the multiplication and vector obtained after the optimization problem solving.

IV. HARDWARE ARCHITECTURE OF THE THRESHOLD-BASED ALGORITHM FOR CS RECONSTRUCTION

The architecture for the algorithm implementation is in detail described in the sequel. The scheme is consisted of several blocks. **Block 1** is used for random selection of \(M\) out of \(N\) samples of the signal \(x\) at the input of the random generator. The randomly selected samples are stored in the vector \(v\) at the output of the generator. The positions of the randomized signal are stored in the vector \(P\). The available set of samples \(v\) is brought to the input of the circuit for Fourier transform calculation (**Block 2** on the Fig.1). The FFT vector obtained at the output of the FFT block is called the initial FFT vector and it is fed at the input of the comparator block (**Block 3**, Fig.1). Threshold, calculated in the **Block 4**, is also fed at the input of the **Block 3**. Input samples of the initial FFT are compared with the threshold. Fig.1.b shows initial FFT vector and threshold for the signal consisted of 14 components, defined according to the (2). The results are obtained using MATLAB, in order to better illustrate the functionality of the proposed block scheme.

If value of the FFT sample is above the defined threshold, output of the comparator circuit gives “1”, otherwise, the output is “0”. These values will be used for the column selection of the DFT matrix in part 2 of the scheme. The formation of the CS matrix is shown in Fig. 2. The comparator outputs are brought to the input of the **Block 5** (Fig.2), together with the DFT matrix \(A\). Matrix \(A\) is column sub-sampled: columns whose indexes correspond to the indexes of “1” in \(Cr\) are selected, while the others are discarded. After the column subsampling, row subsampling is performed. The rows that correspond to the \(M\) indexes of the randomly permuted positions \(P\) (Fig. 1) are selected. At the output of the row selection block, CS matrix \(A_{\text{CS}}\) is obtained. Row dimension \(M\) of the matrix corresponds to the number of the random measurements while the column dimension is equal to the number of FFT samples that are above the threshold. After the matrix transpose (**Block 7**) and multiplication with the original matrix \(A_{\text{CS}}\), the \(A_P\) matrix of \(K\times K\) dimension is obtained.
Figure 1: a) Part of the architecture for algorithm implementation - random generator, FFT and threshold calculation blocks, comparator; b) An illustration of the initial DFT and threshold.

Note that the matrix transpose in the FPGA can be done by transferring column-wise data from the memory to the chip. After that, the column data are realigned into adjacent addresses, and stored back to the memory [21]. The \( X_P \) vector is obtained by multiplying transposed \( A_X \) matrix with the vector \( v \). Multiplication of the vector \( X_P \) with the inverse form of the matrix \( A_P \) produces the vector \( X_{TP} \), containing exact DFT amplitudes of the signal components. Matrix inversion can be calculated by using recursive least square algorithm based on QR decomposition [22]. In order to obtain full, \( N \times 1 \) DFT of the reconstructed signal, the samples have to be arranged to the corresponding frequency positions. In that sense, block shown in Fig. 3 is used. As input, this block uses values of the vector \( X_{TP} \) and matches these values to the corresponding frequencies. The rest \( (N-K) \) vector positions are filled with zeros. The resulting \( X_{N \times 1} \) vector is DFT of reconstructed signal. Time domain reconstructed signal can be obtained by applying IDFT. For the illustration of the results, the original and reconstructed DFT is shown in Fig. 3b (the results are depicted in MATLAB).

Block for the threshold calculation is shown in the Fig. 4. At the input of the adders the signal length \( N \), number of available samples \( M \), amplitudes of the signal components and probability \( P \) is fed. As a result, the threshold is obtained.

A. The logarithmic and power function calculation

Having in mind that in FPGA there are no standard components for the logarithmic and power functions, these functions can be calculated using CORDIC algorithm, Look-up-Tables (LUT), or polynomial approximations [13], [18]. The LUT approach for the logarithmic function calculation will be described in the sequel, as this approach provides good precision and high speed. Logarithm with the base 10 can be written as:

\[
\log_{10} x = \left( \log_{2} x \right) / \log_{2} 10. \tag{8}
\]

If \( x \) is observed as floating point number, with \( x_m \) mantissa, and \( x_e \) exponent, i.e., \( x = x_m2^{x_e} \), previous relation becomes:

\[
\log_{10} x = \log_{2} (x_m2^{x_e}) / \log_{2} 10 = \left[ \log_{2} (x_m) + x_e \right] / \log_{2} 10. \tag{9}
\]

The \( \log_{2}(x_m) \) can be calculated by using the LUTs, created as: 

\[
LUT(x_m) = \text{round}(2^{15}\log_{2}(x_m)).
\]

Therefore, relation becomes:

\[
\log_{2}(x_m2^{x_e}) = x_e + LUT(x_m). \tag{10}
\]

Let us discuss square root implementation. There is no component for square root calculation in FPGA, and several algorithms for its calculation exist. They can be divided in two groups: first - Rough estimation and Newton-Raphson method and second - digit-by-digit method (restoring and non-restoring algorithms). Here, the non-restoring algorithm will be described, as it can be implemented with fewer hardware resource compared to the restoring algorithm. If \( B \) is 32-bit unsigned number whose square root is found, \( R \) is 17-bit reminder and \( W \) is the 17-bit result, then the pseudo code can be as follows [19]:

\[
\text{for } i = 15:1:0 \\
\quad w_i = 0, \quad r_0 = 0 \\
\quad \text{if } r_i > 0 \quad \text{then } r_i = r_i - B_{12}B_{13}w_i, 01 \\
\quad \quad \text{else } r_i = r_i - B_{12}B_{13}B_{14}w_i, 11 \\
\quad \quad \quad \text{end} \\
\quad \text{end} \\
\quad \text{if } r_0 > 0 \quad \text{then } w_0 = w_0 + 1 \\
\quad \quad \text{else } w_0 = w_0, 0 \\
\quad \quad \quad \text{end} \\
\quad \text{if } r_0 < 0 \quad \text{then } r_0 = r_0 + w_i, 1
\]
Vector $w_i$ has $(16-i)$ bits: $w_i \equiv W(15;i)$, $w_0 \equiv W(15;0)$ and $r_i \equiv R(16;0)$. The expressions $(r_{i+1}, B_2i+1, B_2i)$ and $(w_{i+1})$ denote:

$$r_{i+1}B_{2i+1}B_{2i} \rightarrow r_{i+1} \times 2^2 + B_{2i+1} \times 2^1 + B_{2i} \times 2^0$$

$$w_{i+1} \rightarrow w_{i+1} \times 2^1 + 2^0$$ \hspace{1cm} (11)

Figure 2: Parts 2 and 3 of the block scheme for algorithm FPGA implementation

V. CONCLUSION

The architecture for hardware implementation of the single iteration algorithm allowing fast and efficient CS reconstruction is proposed. This system is suitable for FPGA implementation required for real-time solutions. The hardware scheme is divided into three parts, while the building blocks for each part are analyzed and described in terms of the functionality. Also, for the blocks that are not based on the standard FPGA components, a suitable FPGA implementation is described as well. Note that resources consumption and the throughput of the system is not given in the paper, since only the architecture for the hardware realization is described. The future work will be related to the realization of the algorithm on FPGA platform.

REFERENCES